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Abstract: The use of simulation and macromodels to assess the performance of a typical interconnecting system is 
addressed. A receiver macromodel including threshold decision of received signals is proposed, and an efficiency 
analysis demontrates that the use of well-designed macromodels for all parts of the transmission chain dramatically 
speeds up the simulation. Also, a careful discussion of simulated eye diagrams shows that macromodels guarantee 
timiig accuracy even in very long bit sequences. 
1 Introduction 
Data transmission in modem ICT devices requires higher and higher bit rates, and the analog nature of transmitting 
digital data on interconnects becomes increasingly important. This trend involves interconnects and links at any scale, 
from chip to system level, and reproduces also at smaller scales the transmission problems that are typical of traditional 
data link. Thus, the designers need to worry more and more of the analog signals reaching the receiver input and the 
corresponding eye diagrams, from which information on the data link reliability and bit error rate can be extrapolated. 
In the design phase, the prediction of received signals and the generation of eye diagrams is currently done by 
means of analog simulation. In order to highlight those critical effects like jitter, intersymbol interference, crosstalk, 
etc., simulations must be able to handle very long bit streams on transmission structures that are realistically modeled. 
This requirement inevitably calls for a simulation power that might exceed the capacity of available computers. Efficient 
models are therefore imperative, and a combination of driver and receiver macromodels with a clever solution method of 
long interconnects, and a reduced-order representation of connectors and junctions has been demonstrated to potentially 
enable the simulation of data link operation during the transmission of long bit sequences [I]. Of course, questions 
may arise about the accuracy of data link performances assessed by using device macromodels, that are approximations 
of reality. In particular, the accumulation of errors during the simulation of a very long bit-stream transmission might 
raise concems about the validity of simulation results. 
Figure 1: Structure of a generic high-speed data communication link with the relevant blocks and electrical and logical 
variables of interest. 
The aim of this paper is to discuss the impact of device macromodels on the accuracy of signal integrity and 
performance predictions for critical data link of ICT devices. Figure 1 shows the structure of a typical data link, that 
is composed of a driver (left side) and a receiver (right side) communicating via an interconnect, and energized by a 
common power supply network. For this structure, the performance assessment requires the simulation of u2(t) (for 
checking timing and distortion effects), as well as of the eye diagram at the receiver level, essential for the prediction 
of the bit error rate of the link. 
The scheme of Fig 1 defines also u3(t), that is the analog output of the first receiver stage, where vz(t) is compared 
with a threshold value. This signal v3 is presently not considered by the designers, since it is not readily accessible, 
if one-port models of the receivers are used. However, it has two great advantages, i.e., it includes the threshold 
detection carried out by the receiver, and it carries additional information on the effects of the power supply noise and 
of elecaomagnetic interferences as they reach the logic core of the receivers. Later in this paper, we discuss the value 
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of including v3 in the receiver model and using it for the performance estimation of an entire data link. 
2 Device macromodels 
This Section shortly reviews the basic macromodels of CMOS drivers and receivers. For drivers, we use the state- 
of-the-an Mrlog approach [Z], briefly outlined below. For receivers, we propose an extension of conventional one-port 
models, as elaborated in Sect. 2.2. 
2.1 Drivers 
Macromodeling of single-ended CMOS drivers is a well-established process, providing a mathematical relationship 
between the analog port voltage and current variables (vl ands il in Fig. I),  controlled by the DATA stream of Fig. 1. 
Since the input signal, even if accessible from measurements or simulation, can be hardly included directly in the 
macromodel definition, the best way to create a driver macromodel is by means of a two-piece model representation, 
where the input signal acts as a logic input forcing the state ‘transition only, and the output buffer behavior turns out to 
be almost uncorrelated to the small amplitude variations of such an input signal. As an example, for the driver of Fig. 1 
this writes 
where ifi and i~ are dynamic submodels accounting for the port behavior at fixed logic High or Low state, respectively, 
and W H  and WL are weighting coefficients playing the d e  of the input signal and accounting for logic state transitions. 
A detailed discussion ofpossible representations of ( I )  can be found in [3], and a model extension, that includes the 
variation of power supply terminals VDDl and VSSl as well the inclusion of temperature parameter and the hi-state 
operation is discussed in [Z]. 
2.2 Receivers 
ii(t) = WH(t)iH(tJi,d/dt) + W ~ ( t ) i ~ ( W , d / d t )  (1) 
The conventional model representation for the receiver input port is obtained as a sum of a static and a dynamic 
part, as follows 
iz(t) = fs (Vz ,Vds2)  -t f d ( W r V d s 2 , d / d t )  (2) 
where submodel fa is the Zdimensional static characteristic of the input port of the receiver and submodel f d  is a 
general nonlinear dynamic model. A similar representation holds for Current idd2 .  In this work, the static surface f. 
is approximated via a linear interpolation of the static characteristics (iz, w) computed for two different values of the 
power supply, and the dynamic submodel f d  is a linear parametric model as described in [4]. It is worth mentioning 
that a simple linear dynamic model for f d  can hardly reproduce the dynamic behavior of the receiver when the effects 
of the power and ground clamps are dominant. However, the accuracy of the macromodel can be improved by using 
finer approximationsfor the static submodel f .  and nonlinear parametricmodels for f d ,  as already proposed fordriven 
17-1. 
In order to model the transmission between the receiver input and output ports, the analog output feeding the logic 
core v3 is represented as a controlled voltage source, since the logic core behaves as a fixed load for the receiver output 
where 63 accounts for the ideal transmission behavior, and is obtained by juxtaposing in time the basic up and down 
state transitions of voltage U S ,  consequent to up (or down) state transitions of the receiver input voltage v2. The state 
transitions of v3(t) are triggered when v2 crosses a suitable threshold value (or more than one for a receiver with 
hysteresis) and the shape of the vg(t) edges is indipendent of the shape of vz ( t ) .  Finally, the elementary transitions 
composed into 73, are recorded while the power supply terminals VDDZ and VSS2 are set to their nominal values, and 
the effect of the power supply voltage variation is included in the model by a linear correction V d & ( t ) / V D D .  since we 
assume that v3(t )  is roughly proportional to the power supply voltage W d s z ( t ) .  
3 Discussion of test cases 
In order to study the influence of device macromodels on data links performance assessment, we simulate the 
operation of the typical data link shown in Fig. 1 by using different combinations of driver and receiver models. The 
interconnect between driver and receiver is an 8 cm-long MCM land, that is modeled as a lossy dispersive transmission 
line. The power supply network is considered either ideal or modeled by a lumped equivalent (see below), and no 
transitions or junctions are included in the transmission path, for the sake of simplicity. A high-speed IBM CMOS 
transceiver (VDD = 1.8 V) is used in place of the driver and of the receiver. A transistor-level model of this device is 
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along the simulation of the entire bit pattern. A very good cor- 
relation among the different curves, especially during the tran- 
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Figure 2: Voltage waveform wz(t) for the test case # I .  
Solid thin line: reference; dashed thickline: approximate 
MR set; solid thick line: approximate MM set. 
Figure 3: Eye diagram arising from the reference wave- 
form vl ( t )  of test case # I  and the definition of the eye 
opening parameters AV and AT. 
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over the entire bit sequence for both the MR and MM waveforms. 
Figure 6 shows the reference and approximate v3(t)  
signals, the latter obtained by inputting to equation (3) two 
different vZ(t)  waveforms, that is, the reference one and 
the result ofthe MM simulation. From Fig. 6, the accuracy 
of the receiver macromodel in reproducing the power sup- 
ply fluctuations on v3 can be clearly appreciated. Figure 7 
shows the reference and approximate AT vs. AV curves, 
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computed from the eye diagrams of va ( t )  (not shown), thus 
els. 
Finally, Table 1 shows a comparison of the CPU time 
required by the PowerSPICE simulation of the reference 
256 bit-long transmission of test case #2 and the corre- 
sponding time of the simulation using macromodels; the 
speed-up factor is on the order of 33. 
From the previous analysis, we can conclude that the 
small eye opening errors evidenced by Figs 4 and I are a 19 20 21 22 23 24 25 26 
clear demonstration that timing errors unavoidably intro- 
duced by macromodels do not accumulate in very long bit 
sequences. This first conclusion, coupled with the superior 
mark that the macromodel simulation can he exploited for 
intestcase # I .  Solid thin line: reference; solid thiciline: 
approximate MM set. :-:m 
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computational efficiency of macromodels, leads us to re- B 1.8 
Lot . 
19 20 21 22 23 24 25 26 the reliable and accurate prediction of eye openings and 
data link performance. I “S 
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Figure 6 Voltage waveforms 213(t) at the output of the 
receiver for the test case 2. Solid thin line: reference; 
dashed thick line: prediction from vz of set MR; solid 
thick line: prediction from v2 of set MM. 
Figure 7 Eye opening parameter values (defined in 
Fig. 3) for the eye diagrams of waveforms 213 computed 
in test case #2. Solid thin line: reference; solid thick line: 
approximate MM set. 
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